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anti-ferromagnetic (AFM ) domain state in the ME layer are

MAGNETO - ELECTRIC LOGIC DEVICES
USING SEMICONDUCTOR CHANNEL WITH

switched . To read the state of the device, a positive or

negative voltage is applied to the source and drain of the

LARGE SPIN -ORBIT COUPLING

device . Appreciable charge current only flows through the

5 SOC channel in the direction of low -resistance . The current
CROSS -REFERNCE TO RELATED
conducted in the channel can be used to charge next stage
APPLICATION
transistor gates (as roughly a capacitor) and to switch the
AFM order in these elements , which allows the device
The present invention claims the benefit of U .S . Provi elements to be easily cascadeable.
sional Application Ser. No. 62 /460, 164 , filed Feb . 17 , 2017 ,
In some embodiments , the magneto - electric device can be

which is hereby incorporated by reference in its entirety, 10 ferroelectrically gated . In an example implementation , the
including any figures, tables, and drawings.
structure is a ferroelectrically gated magneto -electric field
effect transistor that includes a first gate contact , a ferro

GOVERNMENT SUPPORT

electric layer on the first gate contact, an SOC layer on the

ferroelectric layer, a dielectric layer on the SOC layer, a

This invention was made with government support under 15 second gate contact on the dielectric layer, a source contact
ECCS1508541 awarded by the National Science Founda on the SOC layer, a left drain contact on the SOC layer, and
tion. The Government has certain rights in the invention .
a right drain contact on the SOC layer. The SOC layer may

BACKGROUND
Magneto -electric materials provide a way to obtain volt-

be a two -dimensional (2D ) transitionalmetal dichalcogenide

( TMD ) or a 2D transitionalmetal trichalcogenide ( TMTC ) .
20 The dielectric under the second gate contact may be a

ferroelectric material. Additionally , some or all of the drain
contacts and source contact may be a ferromagnetic mate
rial.
devices . These devices could provide reliable room -tem
BRIEF DESCRIPTION OF DRAWINGS
perature operation with large on / off ratios , well beyond what 25
can be achieved using magnetic tunnel junctions .
FIGS. 1A and 1B show a cross - sectional view of an

age control of the interface magnetism of a magneto - electric
antiferromagnet gate in unique field effect transistor (FET)

embodiment of a magneto - electric logic device . FIG . 1A
SUMMARY
shows a boundary polarization of the device when a positive
is applied to the top gate and the bottom gate is tied
A magneto -electric logic device using a semiconductor 30 voltage
to ground ; and FIG . 1B shows a boundary polarization of the
channel with large spin -orbit coupling (SOC ) is presented . device when a negative voltage is applied to the top gate and
This device can include a first gate contact ; a magneto the bottom gate is tied to ground .
electric (ME) layer on the first gate contact, a SOC layer on
FIG . 2 shows the source to drain current versus voltage

the ME layer, a dielectric layer on the SOC layer, a second

V1 of a prototype magneto -electric device implemented as

layer . The first and second gate contacts , the first source
contact, and the at least one drain contact can be metal.
The magneto - electric device can further include a second

electric device . FIG . 3A is an image of the prototype device
and FIGS . 3B and 3C , respectively, are a side view and top
view representation of the prototype device .

gate contact on the dielectric layer, a first source contact on 35 shown in FIGS. 1A and 1B .
the SOC layer, and at least one drain contact on the SOC
FIGS. 3A - 3C illustrate a “ split” drain prototype magneto

source contact on the SOC layer . When the device includes 40

FIG . 4 illustrates left- right asymmetry of spin orbit cou

two source contacts , one source contact can be a right spin
pling as might arise in a transition metal di-chalcogenide
source contact and the other source contact can be a left spin
( TMD ).
FIG . 5A shows an example illustration of an AFSOR
source contact. In some cases of a device with two source
contacts , some or all of the device contacts can be ferro - magneto - electric field effect transistor multiplexer.
magnetic (FM ). Additionally , providing a thin oxide layer of 45ne FIG . 5B shows an example implementation of an AFSOR
less than 1 nm thickness between the two source contacts magneto -electric field effect transistor multiplexer with an
layer between the two source contacts and the channel.
and the SOC layer can increase spin polarization in injected oxide
FIGS
. 6A -6C illustrate spin current and boundary polar
electrons. Examples of oxides for the thin oxide layer may

include Al2O3, SiO2, Sc203, HfO2, and Mgo .

ization of an AFSOR magneto - electric field effect transistor
multiplexer. FIGS . 6A and 6B show the direction of the

The materials used in the device may be chosen to 50
magnetization of the AFSOR magneto - electric field
optimize performance . The ME layer can be an insulating surface
effect transistor multiplexer. FIG . 6C shows that zero current
dielectric that is antiferromagnetic (AFM ) and can be, for flows to the drain when a certain voltage is applied to the
example, Cr, O3, boron -doped Cr2O3, BiFeO3, LuFeO3, or gate electrode.
Yb1-xLu,FeO3. The SOC layer can be a large impedance ( Z )
FIG . 7A shows a truth table for the operation of the
narrow channel conductor, for example , formed of WS2, 55 AFSOR magneto - electric field effect transistor multiplexer.
WSez, WTe , In Sez , In Tez, HfS3, Mo S3 , W2S3, InP, or
FIG . 7B shows a logic gate representation of the AFSOR
(Bi1-2Sb )2Tez (Osxsl). In some cases , the SOC layer is a magneto -electric field effect transistor multiplexer.
topological insulator. The dielectric can be, for example ,
FIG . 8 shows a ferroelectric gated magneto - electric
device .
HfO2,MgO , SiO2, Sc203, Gd203, or Al2O3.
The device can be easily cascadeable to other devices in 60 FIG . 9 shows an example implementation of a XOR gate
an integrated circuit ( IC ). To do this, the output of a first using a ferroelectric gated magneto - electric field effect tran

stage device can be coupled to the input of a next stage

device.

To write the state of the device , a positive or negative
voltage is applied to the top gate (and /or the bottom gate ). 65
In response to the electric field from the applied voltage

across the gates, boundary spin polarization as well as

sistor.

DETAILED DESCRIPTION
A magneto - electric logic device using a semiconductor

channel with large spin -orbit coupling (SOC ) is presented .

US 10 , 361, 292 B2
Certain implementations of the described magneto - electric
logic devices incorporate a voltage-controlled nonvolatile

The magneto -electric device structure is desirable
because of its potential for high and sharp voltage “ turn - on ’;

magnetic field of the ME device is static and has no
constraints, so the voltage can be adjusted to the best value

achieve the desired large splitting between the spin bands ,

spin state variable into a scalable memory device with inherent non -volatility of boundary polarization state vari
additional logical function . The voltage control of a non
ables; low switching currents, which lowers power con
volatile spin state is desirable in the area of spintronics due 5 sumption ; large on / off ratios; and multistate logic and
to the ability to avoid or minimize the need for large current memory applications. The magneto -electric device design
densities , the accompanying power consumption , and det can provide reliable room -temperature operation with large
/off ratios (> 10 %), which is well beyond what can be
rimental Joule heating on writing and potentially also on on
achieved using magnetic tunnel junctions. The basic premise
reading .
is that the boundary polarization of themagneto - electric spin
It is desirable that a magneto - electric (ME) device have a 1010 polarizes
or partly spin polarizes a narrower (very thin )
high gain to allow for cascading from one device to the next semiconductor
.
without significant effort. It is further desirable that the
In
a
magneto
-electric device , the spin of an electron (or
device comprise an anti - ferromagnetic layer, rather than a hole ) can be achieved
by utilizing the non -volatile switching
ferromagnetic layer, so the delay time of the
device
write 15 of magneto - electric gates
The
device
write
influence
the spin -orbit cou
operation is not constrained by the long delay time required pling
pling ((SOC
channelto.. An
An
important
SOC )) inin the
the channel
important attribute of the
to switch a ferromagnetic layer. Additionally , the applied SOC layer is the large splitting between the spin bands. To
for logic and memory.

A magneto -electric device is provided that may include
one or more of these desirable features. The device can have
its computational state stored as anti -ferromagnetic (AFM )

the SOC layer can be a large impedance ( Z ) narrow channel
20 conductor . The material of the large Z narrow channel

conductor can be, for example , a material such as , but not
limited to : WS2, WSez, WTez , In Sez, In Tez, HfS3, Mo2S3,
W ,S3, Ind, or (Bil - Sb ) 2Tez (Osxsl ). In the context of

order (with a concomitant specific boundary polarization ), narrow channel conductors , large Z can be defined in terms
with magneto - electric switching of AFM order as voltage is 25 of materials made from heavy elements where spin -orbit
applied . The device 's semiconductor channel can be a
coupling is large , i.e . several hundred meV or larger. In some
two -dimensional (2D ) material with large spin - orbit cou cases , the large Z can be identified in terms of a device 's
pling (SOC ), where AFM ' s surface magnetization controls on / off ratio . A narrow channel conductor, where spin -orbit
transport in the channel (e .g ., high resistance in one direction
coupling is large, leads to improvements in the device ' s
and low resistance in the other ). In certain embodiments , the 30 on / off ratio to greater than 10 + , and more likely greater than

magneto -electric device may be characterized as an anti-

10 '. Non - volatility in such possible devices comes from the

ferromagnetic magneto - electric spin -orbit read (AFSOR )
logic device.
A magneto - electric logic device using a semiconductor

magneto - electric gate , while magneto - electric sensing effect
from the voltage control of the large spin orbit coupling .
I n some implementations, materials such as, but not

uses transistors as part of a logic gate . FIGS. 1A and 1B

coupling channel materials (e .g ., for the SOC layer 102 )

channel with large SOC to enhance the on /off ratio is 35 limited to HfS , , In Sez, In Tez or the electron gas that forms
presented. The logic device can be used in any circuit that
at the surface /interface of InP and InAs are used as spin - orbit

show a cross -sectional view of an embodiment of a mag - because of the scalability of these materials, which are likely
neto - electric logic device . FIG . 1A shows a boundary polar - to be scalable to spatial channel widths of 10 nm or less .
ization of the device when a positive voltage is applied to the 40 These latter channel materials are viewed as somewhat
top gate and the bottom gate is tied to ground . FIG . 1B
advantageous as they combine significant spin orbit cou
shows a boundary polarization of the device when a negative

pling and a minimum of edge scattering . It should be noted

voltage is applied to the top gate and the bottom gate is tied

that in the case of various topological insulators ( TIS ), edge

to ground . Referring to FIGS . 1A and 1B , the magneto -

scattering will actually increase the influence of spin orbit

electric device 100 can be of the AFSOR type and includes 45 coupling , and a thin layer TI will form a band gap . Thus,
a magneto -electric layer 101, a spin -orbit coupling material
should the chemical potential fall mid gap , the device can

layer 102 on the magneto - electric layer 101; and a source
contact 103 , a drain contact 104 , and a gate contact 105 on
the spin -orbit coupling layer 102 . A dielectric layer 106 is
disposed between the gate contact 105 and the spin - orbit 50

retain the desired high on /off ratios. Without the band gap ,
the TI will act more like a spin valve , and may suffer from
a decrease in on /off ratio and spin fidelity , in the limit of
small spatial dimensions , in spite of the very large spin orbit

coupling layer 102 . The magneto - electric layer 101 can be

coupling .

105 may be connected to a first voltage source V1 107 , the

interface between the magneto - electric layer and the narrow

an insulating dielectric layer. For operation , the gate contact

The roughness -insensitive boundary magnetization at the

source contact 103 may be connected to a second voltage
channel semiconductor is strongly coupled to the bulk
source V2 108 , the drain may be connected to a third voltage 55 anti- ferromagnetic order parameter and concomitant inter

source V3 109 , and the magneto -electric layer 101 may be

face polarization , and follows the latter during voltage

layer 110 (as a bottom gate electrode ). The arrow within the

quantum mechanical exchange coupling between the bound

SOC layer 102 illustrates the direction of current flow

ary magnetization and the carrier spins in the narrow chan

connected to ground ( or other potential) via a metal contact

controlled switching. Referring again to FIGS. 1A and 1B ,

through the channel as it relates to the applied voltage . The 60 nel gives rise to damped precession of the spins injected
direction of surface magnetization ,Muur is also shown as an
from the source at V2 103 . When utilizing channelmaterials

arrow to indicate direction as it relates to applied voltage . As

with near -zero spin -orbit coupling, such as graphene or Si,

107, current flows towards the right and Msurfis pointing up .

ary magnetization is the sole source for spin precession . If

shown in FIG . 1A , when a positive voltage is applied at V1

the effective exchange field ofthe voltage -controlled bound

As shown in FIG . 1B , when a negative voltage is applied at 65 the narrow channel conductor is sufficiently thin in the

V1 107, current flows towards the left and Mufis pointing
down .

region of 1 to 2 nm or less ), the transport channel will be

spin polarized by the proximity effect . Modulated spin

US 10 , 361,292 B2
precession , and added functionality is possible if spin - orbit
coupling is exploited , as would be the case illustrated in

pling . FIG . 3A is an image of the magneto - electric field
effect transistor multiplexer of the prototype device 300 and

FIGS. 1A and 1B . Even when utilizing channel materials FIGS. 3B and 3C respectively are a side view and top view
with high spin orbit coupling, such as a WSe , monolayer, the representation of the prototype device 300 . Referring to the
boundary polarization of the magnetoelectric layer, such as 5 side view representation of FIG . 3B , the device 300 includes
chromia , induces a high level of polarization . This means a bottom gate 301 , a bottom gate dielectric 302 , a narrow
that for small source - drain bias voltages, the carriers that
channel 303 , a source contact 304 , a first drain contact 305 ,
pass over the magnetoelectric gate are of necessity , highly a top gate dielectric 307, and a top gate 308 . Additionally, as
spin polarized .
shown in the views of FIGS. 3A and 3C , a second drain

An operation procedure of the magneto -electric device 10 contact 309 is also on the narrow channel 303 . In FIGS .

100 can be as follows . To write the state , a positive or

3A - 3C , the narrow channel 303 may be a transition metal

negative voltage is applied at V1 107 to the device 100 . In

di-chalcogenide ( TMD ). Referring to the prototype as rep

response to an electric field generated by the potential

resented in FIG . 3A , WSe , was used as the narrow channel

applied between the top and bottom gates ( e. g ., at 105 and

303, magneto - electric chromia was used as the material for

(Mu ), tied to the value of L , polarizes spins of carriers in

top gate of FIG . 5A ).

110 ), paraelectric polarization as well as AFM order (L ) in 15 the top gate dielectric 307 ( the bottom gate of FIG . 5A ), and
the ME layer 101 are switched . Surface magnetization HfO , as the material for the bottom gate dielectric 302 (the

the SOC material of the SOC layer 102 and induces pre ferred conduction , such as much lower resistance in only one

In a material such as WSez, the spins would be defined

perpendicular to the plane , so that the magnetized drain

direction along the SOC channel 102 . In other words, the 20 electrode should , in the simplest implementation , have mag

influence ofMumfon the channel produces directionality of

netization perpendicular to the plane as well. This would

conduction, which is not possible through conventional gate

align with the induced spin polarization from a magneto

drain 104 of the device 100 . Appreciable charge current only

and reduce overall circuit complexity for memory applica

electric like chromia as this too is perpendicular to the plane .
dielectrics .
FIG . 2 shows the source to drain current versus voltage Note that if a ferromagnetic contact is used, there would be
V1 of a prototype magneto - electric device implemented as 25 no " switching” of any ferromagnetic contact in normal
shown in FIGS. 1A and 1B . With reference to FIGS. 1A and device operation , so any ferromagnet used in such a device
1B , the SOC channel 102 can be polarized in opposite
would have static magnetization .
directions, indicated in FIG . 2 as + polarity and - polarity , by
Both discrete - element and integrated approaches to mul
the magnetoelectric gate 105 . To read the state , a positive or
tistate logic and memory are possible . The multistate aspect
negative voltage (V2 - V3) is applied to the source 103 and 30 of the device could be a huge savings in power, delay time
flows in low -resistance direction . The current conducted in
the channel 102 is used to charge next stage capacitors and

tions .
FIG . 4 illustrates left -right asymmetry of spin orbit cou

thus to switch AFM in these elements . Thus, magneto - pling as might arise in a TMD , such as the materials listed
35 above for the SOC layer. The output is a voltage difference
electric device elements are easily cascadeable .
The magneto - electric device of FIGS. 1A and 1B uses when spin -orbit coupling is “ turned on” between the two FM

spin -orbit coupling in the channel to modulate spin polar

ization in the device . As an alternative to metal contacts

drain contacts (see e .g., FIGS. 3A and 3C ) due to the

spin -Hall effect. This output voltage can be modulated by

( e. g., for the source and drain electrodes ), a ferromagnetic the gate or gates (when top and bottom gated ), which
(FM ) material may be used . The first gate contact 110 40 influences the spin -orbit interaction in the channel, espe
(bottom electrode) can also be designed to be ferromagnetic

cially when top and bottom are gated . The spin -Hall voltage

but exchange decoupled , thus serving as electrode and

in the device can be increased by using different FMs in the

Some advantages of certain implementations of the mag .

In addition to being configured as a logic element, theME

magnetic field source .

source and drain .

neto - electric device include one or more of: 1 ) AFM order 45 device as shown in FIGS . 3A - 3C can also be used to provide

and magneto -electric switching is not affected by sidewall

roughness nor surface roughness, 2 ) write operation is much

faster, around 30 ps , since there is no need to switch a

ferromagnet, 3 ) it is possible to use a 2D material for a

multi-valued logic as the two drains can be turned on or off

by different combinations of gate electrode voltages. The
induced spin polarization of the channel can be altered by

changing the boundary polarization of the gates , manipu

channel, which allows for control of boundary polarization 50 lated by using the magneto -electric properties of the gate

(boundary magnetization ) M
and 4 ) influence of Msurf
on the channel produces directionality of conduction , which
may not available by other means , as well as the conduc -

dielectric layer. The spin -orbit coupling can be changed by
the electric field across the channel, and the current channel
can be turned off by the net bias applied to the channel. This

high on /off ratios. Since the spin current undergoes a lateral
force , spin up and spin down are separated and could be
" read ” by “ split ” drains, although the use of spin polarized
drain electrodes will clearly enhance the on / off ratio of the
drain current and the spin Hall voltage ( voltage at one drain 60

of the source is by no means essential as for the overall
device to work , as spin injection is not essential. One
advantage of certain implementations of this device over
conventional spin FET devices is that the output voltage
from a first stage can be coupled to the input voltage of a

minus the voltage at the other drain ). This spin Hall voltage

next stage to directly to drive the next stage in a circuit ,

tivity through the channel.
multistate memory or logic can be especially robust if the
Even a single gated magneto - electric device can enable 55 source is spin polarized as well, although the magnetization

is materials dependent and should be modeled , but can be

without the need for additional devices . This may help in

reducing the device count in logic circuits.
estimated to be in the region of 40 mV or more .
FIGS. 3A - 3C illustrate a “ split” drain prototype magneto .
Several 2D crystals have strong spin -orbit coupling, for
electric device . In this example , the structure is a magneto - 65 example the TMD materials WS2 and WSez, which makes
electric field effect transistormultiplexer of the AFSOR type
these materials attractive as a channel material. WSe , is
with a semiconductor channel with large spin -orbit cou
especially attractive due to its strong spin -orbit coupling
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energy ( - 513 meV ) that can be measured by angle resolved

needed for logic. The use of materials with large spin - orbit

operation well above room temperature . WS , also has strong
that with the TMDs (e .g ., MoS2, WS2, MoSe , WSez,

tunnel junction device and , as such , have greater potential
a tunnel junction , and thus would have possibly great

photo -emission spectroscopy and the fact that this material
is reliably p -type . Such high spin -orbit coupling may allow

coupling may lead to enhanced carrier mobility.
Transistors will typically have better on /off ratios than a

spin - orbit coupling , but is not reliably p - type. An issue is 5 for use in logic devices than a spintronics device based on

MoTe ,) , hole transport (not electron transport ) is generally

applicability . The on /off ratio may be crudely estimated by

required to obtain the largest spin Hall voltages in the taking the product of the on /off ratio of a 2D channel device
TMDs. The spin -orbit coupling mediated spin Hall effect
(experimentally shown to extend up to 108 forMoS , and 106
tends to be much less significant if electrons are the majority 10 for WSez ) and the magneto -resistance effect of 102 for the
ferromagnetic drain and the induced spin polarization of the

carrier.
The schematic cross - sections of the variations of these

channel. This leads to a very high on /off ratio overall : > 104,

magneto -electric devices, as shown in FIGS. 1A and 1B (and more likely > 107. The situation is such that the lower the
FIG . 3B ), may utilize the atomic - scale thickness of 2D
conductional channel mobility , the higher the transistor
crystals for spin applications. The ON /OFF ratio of spin 15 on /off ratio , because of the great effect of the induced

FETs is known to be degraded by low spin injection efficiencies , as noted above , caused by the spin - conductivity
mismatch between their ferromagnetic (FM ) contacts and a
non -magnetic (NM ) semiconductor channel. This mismatch
can be circumvented by inserting a thin tunnel barrier, 20

formed by placing a thin oxide layer, between the FM

contact and a 2D semiconductor (if used ), allowing the
higher fidelity spin current tunneling into the semiconductor

polarization of the conduction channel by the magneto
electric gates.
In addition to being configured as a logic element, mag
neto - electric devices can also be used to provide multi
valued logic as the two drains (such as shown in FIGS . 3A

and 3C ) can be turned on or off by different combinations of

gate electrode voltages . This multistate memory or logic is
especially useful if the source is spin polarized as well,
although the magnetization of the source is by no means
to dominate .
By adopting a scheme based solely on magneto - electric 25 essential as for the overall device to work , as spin injection

switching, the device speed will be limited only by the

switching dynamics of the magneto - electric (approximately

2 ps to 100 ps ), thereby avoiding the long delay times

plaguing other spintronic devices that rely on the slower

is not essential. The advantage of this device over conven

tional spin FET devices is that the output voltage can be

directly used to drive the next stage in a circuit, without the

need for additional devices. This can result in reducing the

switching of a ferromagnetic layer ( as long as 5 ns). Switch - 30 device count in logic circuits .

ing of the induced spin -polarization has an advantage to be

In an example implementation , the device can operate as

extremely fast when compared with the precessional switch ing of remnant magnetization (typically nsbut no faster than

an anti- ferromagnetic magneto - electric field effect transistor
multiplexer with a semiconductor channel with large spin

178 ps to 500 ps). The massive decrease in switching speed

orbit coupling . FIG . 5A shows an example illustration of an

time, relative to other spintronic or ferroelectric devices is 35 AFSOR magneto - electric field effect transistor (FET) mul

because there is no ferromagnet to " switch ” , and the pro posed magneto -electrics are paraelectric , so the longer delay
times seen with ferroelectrics would not been seen for a
magneto -electric device of the AFSOR type.

tiplexer. The AFSOR FET multiplexer 500 includes two
sources 501, 502 ; a spin orbit coupling layer 503 , a magneto
electric layer 504 , a gate dielectric 505, a gate electrode 506 ,
and a drain 507 . In this example , the AFSOR FET 500

coupling is switched by precessional switching . The effec tive spin polarization , Pom in inverse Rashba- Edelstein effect

from the previous example illustrated in FIG . 1 in that the
device of FIG . 5A contains two ferromagnetic sources , a
right spin source 501 and a left spin source 502 to inject spin

Magnetization in the conduction channel with spin -orbit 40 operates as a 2 -way multiplexer " gate” . This example differs

Peff- w * Vd- 100 nm * 0. 3/3 nm - 10

polarized current, as shown by the direction of the arrows in

(1) 45 501 and 502 . As shown in FIG . 5A , the two sources are
where w is the width of the magnet, d is the thickness of the magnetized in opposite directions. The purpose of adding
sources is to allow for more logical inputs , which allows for
spin - orbit channel, and 8 ~ 0 . 3 is the spin orbit coefficient for
Bi ,Sez. Then the charge required for switching is approxi

mately

Qym = eN /Peg - 1.6x10 - 19 * 1* 104/10 ~ 160 aC
for a magnet with Ns = 104 spins (Bohrmagnetons). Current
delivered by a present -day transistor at source - drain voltage
of 0. 1 V can be as large as 6 uA . Then the pulse needed to
conduct this charge can be <30 ps. However, the ferromag
netic state switching is slower, ~ 500 ps, as limited by the
precession frequency of magnetization . The energy of the

ferromagnetic state switching ( 16 aJ) is determined mostly

by Joule heating, i. e .

greater logical functionality . The magneto -electric gate

dielectric surface magnetization couples to the SOC in the
50 conduction channel 503 to ensure only ONE or the other

source is active , not both . The magneto -electric gate dielec
tric material 504 can be an ME insulating dielectric layer
such as described with respect to layer 101 of FIGS . 1A and
1B . The narrow channel conductor 503 can be any SOC

55 material such as described above (including with respect to
SOC layer 102 of FIGS. 1A and 1B ). Because the surface

magnetization couples to the SOC in the conduction chan

nel , the large on /off ratio (> > 10 %) is not significantly dimin
ished . This logic device as a multiplexer " gate ” may lead to

60 a versatile logic scheme utilizing switchable spin - orbit
states.

(3)
U = Qfm V.~ 16 aJ.
Difficulty can arise when injecting electrons with polar
The voltage -controlled switching of magneto -electric i zed spins from a ferromagnetic source , 501 or 502, into the
phenomena , through spin orbit coupling allows the AFSOR narrow channel conductor 503 . This is due to the ferromag
device to consume less power in switching . Integration of 65 netic source , 501 or 502, having a different resistance for

multiple inputs into a single magneto - electric device sim -

spins along its magnetization and spins opposite to its

plifies circuit structure by reducing the number of devices

magnetization . The narrow channel conductor, on the other
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hand , has a larger dominant resistance that is independent of
spin . Inserting a thin oxide layer between the ferromagnetic

“ 1” . As shown in the truth table, in response to receiving the
voltage corresponding to the logical “ 0 ” to the right spin

sources 501 and 502 and the narrow channel conductor 503

source , and the voltage corresponding to the logical " O " to

can increase spin polarization in injected electrons. The

the left spin source, and the voltage corresponding to the

oxide presents resistance comparable to that of the narrow 5 logical “ 0 ” to the second gate contact , the current indicative

channel conductor and its resistance also depends on the
direction of spin . The oxide material can be, for example ,

of the logical “ 0 ” is output; in response to receiving the
voltage corresponding to the logical “ 1 ” to the right spin

MgO , A1,02, Sc 03, HfO , or SiO2. The thickness of the thin

source , and the voltage corresponding to the logical “ O ” to

oxide layer can be less than 1 nm . FIG . 5B shows an
the left spin source , and the voltage corresponding to the
example implementation of an AFSOR magneto - electric 10 logical “ O ” to the second gate contact, the current indicative
field effect transistor multiplexer with an oxide layer
of a logic “ O ” is output; in response to receiving the voltage

between the two source contacts and the channel . Referring

corresponding to the logical “ O ” to the right spin source, and

to FIG . 5B , the AFSOR device 510 includes the same

the voltage corresponding to the logical “ O ” to the left spin

FIGS. 6A - 6C illustrate spin current and boundary polar ization of an AFSOR magneto -electric field effect transistor

“ 1” is output; in response to receiving the voltage corre
sponding to the logical “ 1 ” to the right spin source , and the

multiplexer. Similar to that described with respect to device

voltage corresponding to the logical “ 1” to the left spin

of the AFSOR magneto - electric field effect transistor mul-

voltage corresponding to the logical “ O ” to the left spin

structure as device 500 , but further includes an oxide layer source , and the voltage corresponding to the logical “ O ” to
508 between the sources 501, 502 and the SOC layer 503. 15 the second gate contact, the current indicative of the logical

500 , device 600 includes two sources 601 , 602 ; a spin orbit
source , and the voltage corresponding to the logical “ O ” to
coupling layer 603, a magneto - electric layer 604 , a gate 20 the second gate contact, the current indicative of the logical
dielectric 605 , a gate electrode 606 , and a drain 607. FIGS. “ 1 ” is output; in response to receiving the voltage corre
6A and 6B show the direction of the surface magnetization
sponding to the logical “ O ” to the right spin source , and the
tiplexer. In FIG . 6A , the right spin source 601 is active .
source , and the voltage corresponding to the logical “ 1” to
When the right spin source is active , the boundary polar - 25 the second gate contact, the current indicative of the logical
ization or boundary magnetization Mushould be in a spin

“ O ” is output; in response to receiving the voltage corre

down configuration . In FIG . 6B , the left spin source 602 is
active . When the left spin source is active , Murf should be
in a spin up configuration . As a logic device , the multiplexer
600 has two inputs. The two inputs are the direction of 30

sponding to the logical “ 1 ” to the right spin source , and the
voltage corresponding to the logical “ 0 ” to the left spin
source , and the voltage corresponding to the logical “ 1” to
the second gate contact, the current indicative of the logical

magnetization in the channel as a result of the boundary

“ 1 ” is output; in response to receiving the voltage corre

polarization , and the voltage at the gate . Up and down

sponding to the logical “ O ” to the right spin source , and the

607 when a certain voltage is applied to the gate electrode
606 . At this certain voltage , the device channel 603 will be
depleted of carriers, causing zero current to flow to the drain

corresponding to the logical “ 1” to the right spin source , and
the voltage corresponding to the logical “ 1” to the left spin
source , and the voltage corresponding to the logical “ 1 ” to

FIG . 7A shows a truth table for the operation of the

logical “ 1” before inputting to another ME -based logic

spin source that injects spin -up current, B is the voltage
applied to the left spin source that injects spin -down current,

ferroelectric materials include, but are not limited to ,
LiNbO3, BaTiO3, Pb [Zr Til -x]03 (Osxsl). FIG . 8 shows a

directions ofmagnetization are shown in FIGS. 6A and 6B
voltage corresponding to the logical “ 1” to the left spin
and are designated as ' O ' and ' 1 '. These states are non source , and the voltage corresponding to the logical “ 1” to
volatile, i.e . the state condition remains even after power is 35 the second gate contact, the current indicative of the logical
turned off. FIG . 6C shows that zero current flows to the drain
“ O ” is output; and in response to receiving the voltage

607 regardless of other voltages or magnetizations of the 40 the second gate contact, the current indicative of the logical
device 600 (as shown in FIG . 6C by the absence of arrows “ 1 ” is output. In some cases, the output current can be
converted to a voltage corresponding to a logical “ O ” or
next to the drain 607 ) .

AFSOR magneto - electric field effect transistor multiplexer.
device .
The output of the device 600 can be logically summarized as 45 In another example implementation of a magneto - electric
Output= A * C + BC , where A is the voltage applied to the right device , the gate material can be ferroelectric . Possible
and C is the voltage applied to the gate . As shown in the truth

ferroelectric gated magneto -electric device . In this example ,

table of FIG . 7A , the input voltages correspond to a logical 50 the structure is a ferroelectric gated magneto - electric field

“ O ” or a logical “ 1 ” and the output is a current indicative of
a logical “ O ” or a logical “ 1 ” . FIG . 7B shows a logic gate

effect transistor using a semiconductor channel with large
spin -orbit coupling. In this implementation , the device 800

representation of the AFSOR magneto - electric field effect

includes a spin -orbit coupling layer 801, a gate ferroelectric

transistor multiplexer 700 . The logic gate representation
dielectric 802 on the SOC layer 801, a ferroelectric gate
shows an OR gate 701 with three inputs corresponding to the 55 contact 803 on the dielectric 802 , a source contact 804 on the

voltages applied to the right spin source contact 702 , left

SOC layer 801, a right drain contact 805 on the SOC layer

spin source contact 703, and gate contact 704 . A current

801 , and a left drain contact 806 on the SOC layer 801. The

detector 705 is positioned at the output of the device 700 to

source 804 can be ferromagnetic . In addition , a ferroelectric

contact 807 can be on the source 804 . The right drain 805
measure the output current.
In detail, operation of device 700 (when implemented as 60 and left drain 806 can also be ferromagnetic , but may be a

described with respect to FIG . 54 or 5B ) can include

receiving a voltage corresponding to a logical “ O ” or logical

different ferromagnetic material than the source 804.

The SOC utilizes the atomic-scale thickness of 2D crys

“ 1” to the right spin source contact; receiving a voltage tals. The SOC layer can be a TMD - 2D channel. TMD - 2D is
corresponding to a logical “ O ” or a logical “ 1” to the left spin
a set of materials that exhibit strong spin - orbit coupling and
source contact; receiving a voltage corresponding to a 65 therefore strong splitting between energy bands with differ
logical “ O ” or a logical “ 1 ” to the second gate contact; and
ent spin orientations . TMD - 2D materials may include , for

outputting a current indicative of a logical “ O ” or a logical

example , WS , and other materials that exhibit splitting in the
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energy bands. Additionally , materials such as transition

12

metal trichalcogenides ( TMTCs) may be used for the SOC
layer. Similar to the device of FIGS. 1A , 1B , and 6A -6C , the
device of FIG . 8 uses spin - orbit coupling in the channel to

currents and to give better control of conductivity by surface
magnetization (Msurt), influence of Msurf on the channel
produces directionality of conduction , and the AFM order
and switching is not affected by sidewall roughness.

can be modulated by the gate or gates, when top and bottom

connection with the embodiment is included in at least one

gated (bottom gate not shown in FIG . 8 ), which manipulates

embodiment of the invention . The appearances of such

modulate spin polarization in the device . The output is a 5 Any reference in this specification to " one embodiment,"
voltage difference between the two drain contacts 805 and " an embodiment," " example embodiment," etc ., means that
806 and is due to the spin -Hall effect. This output voltage
a particular feature , structure , or characteristic described in
the spin - orbit interaction in the channel. The spin -Hall 10 phrases in various places in the specification are not neces

voltage , applied across the right drain 805 and left drain 806 ,
can be increased using different ferromagnets in the source
804 and drains 805 and 806 . In addition to being configured
as a logic element, device 800 can also be used to provide
multi- valued logic as the two drains 805 and 806 can be 15

sarily all referring to the same embodiment. In addition , any
elements or limitations of any invention or embodiment
thereof disclosed herein can be combined with any and/ or all
other elements or limitations ( individually or in any com
bination ) or any other invention or embodiment thereof

turned on or off by different combinations of gate electrode
voltages .
FIG . 9 shows an example implementation of a XOR gate

plated with the scope of the invention without limitation

using a ferroelectric gated magneto -electric field effect tran -

Although the subject matter has been described in lan

disclosed herein , and all such combinations are contem
thereto .

sistor. The XOR gate 900 includes a spin -orbit coupling 20 guage specific to structural features and /or acts, it is to be
layer 901 , a gate ferroelectric dielectric 902 on the SOC

understood that the subject matter defined in the appended

layer 901, a gate contact 903 on the dielectric 902, a right
drain /output region 904 and a left drain / output region 905
that are formed from the SOC layer 901. The SOC layer 901

claims is not necessarily limited to the specific features or
acts described above . Rather , the specific features and acts
described above are disclosed as examples of implementing

can be a semiconductor channel that retains large spin - orbit 25 the claims and other equivalent features and acts are

coupling. The channel 901 is a 2D material, such as Bi, Sez.
The gate contact 903 can be a non -magnetic conductor. For
the source region , a tunneling barrier 906 , used for spin
injection , is on the channel 901 . A ferromagnetic layer 907

intended to be within the scope of the claims.
We claim :

1 . A magneto -electric device comprising :

is on the tunneling barrier 906 , and a non -magnetic conduc - 30

a first gate contact;

tor 908 is on the ferromagnetic layer 907 . The tunneling
barrier may comprise , for example , MgO . The non -magnetic

a magneto -electric (ME ) layer on the first gate contact;
a spin -orbit coupling (SOC ) layer on the ME layer ;

spin - orbit coupling under the gate dielectric 902 has the 35

a first source contact on the SOC layer ; and

conductor 904 may comprise , for example, copper. As with
the device 800 in FIG . 8 , in the XOR device 900 , the

coupling of spin and wave vector in a specific direction ,

a dielectric layer on the SOC layer;
a second gate contact on the dielectric layer;

at least one drain contact on the SOC layer.

determined by the spin - orbit coupling , whose details in this
case , the polarity of the carrier type ) are determined by the

2 . The device of claim 1 , wherein the first gate contact ,
second gate contact, first source contact, and at least one
drain contact are metal contacts .

through a driving transistor 910 and the ferromagnetic layer
907, resulting in a similar pulse of current ( Is) in the channel,

source contact on the SOC layer, wherein the first source
contact is a right spin source contact and the second source

tization . Depending on the spin polarity, the current ( the

4 . The device of claim 3 , further comprising an oxide

gate voltage .
Referring to FIG . 9, a pulse of current can be driven 40

which is strongly spin polarized in the direction of magne -

3. The device of claim 1, further comprising a second

contact is a left spin source contact.

charge carriers ) is directed to either the right drain contact 45 layer between the first source contact and the SOC layer and
( Ic , outl ) or the left drain contact ( Ic , out2 ), due to the spin
between the second source contact and the SOC layer.

orbit coupling . While the current is conducted in the channel
901, its spin polarization will decay. The value of the charge

5 . The device of claim 3 , wherein the second gate contact
comprises a ferromagnetic material.

current can be used to drive the next stage device in an IC .
6 . The device of claim 3 , wherein the at least one drain
The outputs of the device 900 are the two charge currents , 50 contact comprises a ferromagnetic material.

k ,outl ( at 904) and Ic, out2 ( at 905 ). The two charge currents

7 . The device of claim 3 , wherein the first source contact

are complementary , meaning when one current is large , the

and second source contact each comprise a ferromagnetic

other is small . Therefore , the outputs of the device are the
XOR and NXOR functions of the inputs . In typical CMOS ,

material.
8 . The device of claim 1, wherein the magnetoelectric

multiple transistors (typically at least 8 ) are usually needed 55 layer comprises Cr2O3, boron - doped Cr2O3, BiFeO3,
to implement a XOR logic function . However, using the LuFeO3, or Yb - Lu FeO3.
device design of FIG . 9 , the XOR logic function can be

9 . The device of claim 1 , wherein the SOC layer com

implemented with a single device . As discussed for other

prises WS2, WSez, WTez, In Sez , In _ Tez, HfS3, Mo S3,

to switch subsequent devices . The current pulses can be used

prises a topological insulator .

implementations , the device 900 is easily cascadeable in an
W , Sz, InP, or (Bi, Sb , ) , Tez (Osxs1).
IC . The output current pulses from one device can be used 60 10 . The device of claim 1 , wherein the SOC layer com

to change the voltage at the gate and thereby to charge the

11 . The device of claim 1 , wherein the dielectric layer
comprises HfO2,MgO , SiO2, Sc203, Gd2O3, HfO2or Al2O3.
The magneto - electric devices may provide several advan 12 . An integrated circuit comprising a plurality of the
tages over traditional logic devices, including faster write 65 device of claim 1, wherein an output voltage from a first

ferroelectric or a dielectric capacitor.

operations since there is no ferromagnet to switch , use of a
2D material for a channel reducing source drain leakage

stage device is coupled to an input voltage of a next stage
device .
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13 . A method of operating the device of claim 1 , the
method comprising: writing a state to the device , wherein
writing a state comprises applying a positive or negative
voltage between the first gate and the second gate to direct

the boundary polarization and AFM order in the ME layer, 5

thereby polarizing spin carriers in the SOC layer.

14 . A method of operating a magneto - electric device , the

device comprising a first gate contact, a magneto - electric

(ME ) layer on the first gate contact, a spin -orbit coupling

(SOC ) layer on the ME layer, a dielectric layer on the SOC 10

layer, a second gate contact on the dielectric layer, a right
spin source contact on the SOC layer, a left spin source
contact on the SOC layer, and at least one drain contact on

the SOC layer , the method comprising :

receiving a voltage corresponding to a logical “ O ” or 15
logical “ 1 ” to the right spin source contact;

receiving a voltage corresponding to a logical “ O ” or a
logical “ 1” to the left spin source contact;

receiving a voltage corresponding to a logical “ C ” or a
logical “ 1 ” to the second gate contact; and

outputting a current indicative of a logical “ O ” or a logical
“ 1” .
15 . The method of claim 14 , wherein :
in response to receiving the voltage corresponding to the
logical “ O ” to the right spin source , and the voltage
corresponding to the logical “ O ” to the left spin source,
and the voltage corresponding to the logical “ O ” to the
second gate contact ,the current indicative of the logical
“ O ” is output;
in response to receiving the voltage corresponding to the
logical “ 1 ” to the right spin source , and the voltage
corresponding to the logical “ O ” to the left spin source,
and the voltage corresponding to the logical “ O ” to the
second gate contact, the current indicative of a logic
“ O ” is output;
in response to receiving the voltage corresponding to the
logical “ O ” to the right spin source, and the voltage
corresponding to the logical “ O ” to the left spin source ,
and the voltage corresponding to the logical “ O ” to the
second gate contact, the current indicative of the logical
“ 1 ” is output;
in response to receiving the voltage corresponding to the
logical “ 1” to the right spin source , and the voltage
corresponding to the logical “ 1 ” to the left spin source
he,

in response to receiving the voltage corresponding to the
logical “ 0 ” to the right spin source , and the voltage
corresponding to the logical “ O ” to the left spin source ,
and the voltage corresponding to the logical “ 1” to the

second gate contact, the current indicative of the logical

“ O ” is output;

in response to receiving the voltage corresponding to the
logical “ 1” to the right spin source , and the voltage
corresponding to the logical “ O ” to the left spin source ,

and the voltage corresponding to the logical “ 1” to the
second gate contact, the current indicativeofthe logical
“ 1” is output;
in response to receiving the voltage corresponding to the
logical “ O ” to the right spin source , and the voltage
corresponding to the logical “ 1” to the left spin source ,
and the voltage corresponding to the logical “ 1” to the
second gate contact, the current indicative of the logical
“ O ” is output ; and

20

in response to receiving the voltage corresponding to the
logical “ 1 ” to the right spin source, and the voltage

25

corresponding to the logical “ 1” to the left spin source,
and the voltage corresponding to the logical “ 1” to the
second gate contact, the current indicative of the logical
" l ” is output.

16 . A ferroelectric -gated magneto -electric device , com
prising:
a first gate contact;

30

a ferroelectric (FE ) layer on the first gate contact;
a spin -orbit coupling (SOC ) layer on the FE layer ;
a dielectric layer on the SOC layer ;

a second gate contact on the dielectric layer;
a source contact on the SOC layer;

3536

a left drain contact on the SOC layer; and
a right drain contact on the SOC layer .
17 . The device of claim 16 , wherein the second gate
contact comprises a ferroelectric material.

18 . The device of claim 16 , wherein the left drain contact

40 and right drain contact comprise a ferromagnetic material.

19 . The device of claim 16 , wherein the source contact

comprises a ferromagnetic material.

20 . The device of claim 16 , wherein the SOC layer
comprises a 2D transitional metal dichalcogenide ( TMD ) or
and the voltage corresponding to the logical “ O” to the as45 com
second gate contact, the current indicative of the logical 2D transitional metal trichalcogenide ( TMTC ) .

“ 1” is output;

